DV tool FAE
30-40K
DV tool FAE 30-40K
上海
硕士
3-5年
发布于 3月19日
职位描述
uvmFPGASOCemulator
Position Description:
1. Work closely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution, simulation Emulation and Acceleration products.
2. Plan, execute and manage key technical evaluations and benchmark with existing and potential customers.
3. Train, ramp-up and accompany customer project.
4. Conduct basic and advanced trainings, presentations and demos as necessary.
5. Providing technical expertise to address clients’ queries, which need expert involvement.
6.Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.

Position Requirements:
1. Over 5 years’ experience in the following areas:
2. Design experience in Verilog/VHDL for IP or SoC chip level.
3.HW verification with knowledge of System Verilog/VHDL and HDL simulators
4. FPGA prototyping project experience
5. Experience with hardware emulator or accelerator is a big advantage
6. Advanced Verification Methodology like UVM is a plus
7. Knowledge of Unix and Linux is highly desired
8. Strong verbal and written communication skills in English
9. Strong teamwork skills with good human relationship
工作地址
浦东新区
何华义刚刚活跃
欢启 - 顾问

何华义 - 顾问

Hi~对我发布的职位感兴趣吗?打开App和我聊聊吧~
匹配度分析 立即分析

三个月内共 87 位应聘者投递了该职位,您的简历与该职位的匹配度为:323

较低
一般
较为匹配
非常匹配
公司信息
欢启
咨询/财会/法律
民企
20-99人
专业公司电子微电子行业中高级人才推荐业务
公司在招职位 查看全部