FPGA工程师
30-60K
FPGA工程师 30-60K
苏州
硕士
经验不限
发布于 5月16日
职位描述
VerilogCadence
Job Description
Position Description

Responsible for designing and developing sub-systems and modules or components of hardware based verification products. In addition modifying, updating and productizing existing hardware based verification products. Perform as individual contributor on FPGA based design projects involving board design, RTL design, verification, productizing and documentation. Work on diverse problems related to FPGA design, simulation or verification issues.

Position Requirements

The position requires BSEE, or equivalent, with a minimum of 5 yrs of industry experience in designing hardware systems.
Must have excellent communication skills, both written and verbal.
Technical expertise in FPGA design for either Altera or Xilinx products is required.
Experience in FPGA design methodologies including high speed design, serial protocols and FPGA timing closure is desired.
RTL design knowledge using Verilog is required along with experience in using RTL verification tools and flows.
Verification using with Cadence simulation products is desired.
Experience with scripting languages like Perl, TCL C-shell is strongly recommended.
Experience with PCB tools is also desired.
工作地址
苏州市虎丘区苏州新区创业园2105
何华义刚刚活跃
欢启 - 顾问

何华义 - 顾问

Hi~对我发布的职位感兴趣吗?打开App和我聊聊吧~
匹配度分析 立即分析

三个月内共 87 位应聘者投递了该职位,您的简历与该职位的匹配度为:323

较低
一般
较为匹配
非常匹配
公司信息
欢启
咨询/财会/法律
民企
20-99人
专业公司电子微电子行业中高级人才推荐业务
公司在招职位 查看全部